a memory cell and offers a large output resistance of approximately Sm2Smr
(1) 
Fig. 1 Early current memory cells
The presented sampled-current memory cell demonstrates class AB operation where the bipolar input current magnitude may exceed twice the quiescent bias current even though full cascode regulation is maintained. Calculation of the necessary safety margin to accommodate process tolerances is shown to be simplified compared with the standard regulated cascode cell. 
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Fig. 2 Regulated casrode current memory cell
To obtain a sufficient voltage range at the i/o node it is necessary to run M3 in the linear region of operation so that its drainsource voltage may be reduced to around 0.5 V. Under all input conditions and full process tolerance, the range of allowable aspect ratios for M I is given by the following two equations:
500kR for a drain current of 1OOpA). where the symbols have their usual meanings, I,,,,,v,,,, is the input Assuring stability of the opamp leads to a bandwidth for the current plus the bias current, A is the aspect ratio (W/L) of M1 whole circuit very much less than that for either of the two previand VDs,, is assumed to be constant. These bounding functions ous circuits. The additional complexity is also problematic for cirare clearly a function of both fast and slow process parameters cuits with a large number of memory cells.
which tends to lead to extreme values of A,,N and A,,, especially on a digital process not optimised for high precision analogue Class A B current-memory cell: The push-pull regulated cascode cell shown in Fig. 3 allows alteration of the bias current produced by the upper regulated cascode. It has the very desirable feature that as the current through M1 increases, the bias current supplied by M4 decreases. The input current range is therefore increased to the extent that class AB operation is easily possible. The current provided by the upper and lower regulated cells is given approximately by This represents a lower limit to the achievable input current range. With typical or fast process parameters the input current range is greater although I, is also greater. One great advantage of this circuit is that input current range is defined almost solely by the slow parameter set. The aspect ratios of transistors M1 and M2 may be more accurately defined as a result, and the spread of aspect ratios necessary to accommodate process variations is reduced. Performance: Table 2 shows the input current limits of the class AB regulated cascode cell in the limit that the IO node voltage is constrained to 1.5 < V,, < 3.5. 
